# HYS64T512020EU-[25F/2.5/3S]-A HYS72T512020EU-[25F/2.5/3S]-A

240-Pin Unbuffered DDR2 SDRAM Modules **UDIMM SDRAM** EU RoHS Compliant



Rev. 1.0





HYS64T512020EU-[25F/2.5/3S]-A, HYS72T512020EU-[25F/2.5/3S]-A Internet Data Sheet Revision History: 2008-06, Rev. 1.0						
Page	Subjects (major changes since last revision)					
All	Removed HYS[64/72]T512020EU-[3/3.7]-A product types and added Idd values and adapted to internet edition.					
Previous Revision: Rev. 0.20, 2007-07						
All	Datasheet for HYS[64/72]T512020EU-[25F/2.5/3/3S/3.7]-A.					

#### **We Listen to Your Comments**

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to: techdoc@qimonda.com



## 1 Overview

This chapter gives an overview of the 240-pin Unbuffered DDR2 SDRAM modules product family and describes its main characteristics.

## 1.1 Features

- 240-Pin PC2-6400 and PC2-5300 DDR2 SDRAM memory modules.
- Two ranks 512M × 64, 512M × 72 module organization, and 256M × 8 chip organization.
- 4GB Modules built with 2 Gbit DDR2 SDRAMs in chipsize packages PG-TFBGA-68.
- Standard Double-Data-Rate-Two Synchronous DRAMs (DDR2 SDRAM) with a single + 1.8 V (± 0.1 V) power supply.
- All speed grades faster than DDR2-400 comply with DDR2-400 timing specifications.
- Programmable CAS Latencies (3, 4, 5, 6 and 7), Burst Length (8 & 4).
- · Auto Refresh (CBR) and Self Refresh.

- Auto Refresh for temperatures above 85 °C  $t_{REFI}$  = 3.9  $\mu$ s.
- · Programmable self refresh rate via EMRS2 setting.
- · Programmable partial array refresh via EMRS2 settings.
- DCC enabling via EMRS2 setting.
- All inputs and outputs SSTL\_1.8 compatible.
- Off-Chip Driver Impedance Adjustment (OCD) and On-Die Termination (ODT).
- Serial Presence Detect with E<sup>2</sup>PROM.
- UDIMM and EDIMM Dimensions (nominal): 30 mm high, 133.35 mm wide
- Based on standard reference layouts Raw Cards 'E' and 'G'.
- RoHS compliant products<sup>1)</sup>.

						Perfo	TABLE 1 rmance Table
QAG Speed Code			-25F	-2.5	<b>-3S</b>	Unit	Note
DRAM Speed Grade		DDR2	-800D	-800E	-667D	t <sub>CK</sub>	
Module Speed Grade		PC2	-6400D	-6400E	-5300D		
CAS-RCD-RP latencies		5-5-5	6-6-6	5-5-5			
Max. Clock Frequency	CL3	$f_{\rm CK3}$	200	200	200	MHz	
	CL4	$f_{CK4}$	266	266	266	MHz	
	CL5	$f_{CK5}$	400	333	333	MHz	
	CL6	$f_{\rm CK6}$	_	400	-	MHz	
Min. RAS-CAS-Delay		$t_{RCD}$	12.5	15	15	ns	
Min. Row Precharge Time	$t_{RP}$	12.5	15	15	ns		
Min. Row Active Time	$t_{RAS}$	45	45	45	ns		
Min. Row Cycle Time	$t_{RC}$	57.5	60	60	ns		
Precharge-All (8 banks) co	ommand period	$t_{PREA}$	15	17.5	18	ns	1)2)

RoHS Compliant Product: Restriction of the use of certain hazardous substances (RoHS) in electrical and electronic equipment as defined in the directive 2002/95/EC issued by the European Parliament and of the Council of 27 January 2003. These substances include mercury, lead, cadmium, hexavalent chromium, polybrominated biphenyls and polybrominated biphenyl ethers. For more information please visit www.qimonda.com/green\_products.



- 1) This  $t_{\mathsf{PREA}}$  value is the minimum value at which this chip will be functional.
- 2) Precharge-All command for an 8 bank device will equal to  $t_{\rm RP}$  + 1 ×  $t_{\rm CK}$  or  $t_{\rm nRP}$  + 1 × nCK, depending on the speed bin, where  $t_{\rm nRP}$  = RU{  $t_{\rm RP}$  /  $t_{\rm CK(avg)}$  } and  $t_{\rm RP}$  is the value for a single bank precharge.

## 1.2 Description

The Qimonda HYS[64/72]T512020EU–[25F/2.5/3S]–A module family are Unbuffered DIMM modules "UDIMMs" with 30 mm height based on DDR2 technology. DIMMs are available as non-ECC modules in  $512M \times 64$  (4GB) and as ECC modules in  $512M \times 72$  (4GB) in organization and density, intended for mounting into 240-pin connector sockets.

The memory array is designed with 2 Gbit Double-Data-Rate-Two (DDR2) Synchronous DRAMs. Decoupling capacitors are mounted on the PCB board. The DIMMs feature serial presence detect based on a serial E<sup>2</sup>PROM device using the 2-pin I<sup>2</sup>C protocol. The first 128 bytes are programmed with configuration data and are write protected; the second 128 bytes are available to the customer.



			TABLE 2 Ordering Information
Product Type <sup>1)</sup>	Compliance Code <sup>2)</sup>	Description	SDRAM Technology
PC2-6400 (5-5-5)	1		
HYS64T512020EU-25F-A	4GB 2R×8 PC2-6400U-555-12-E0	2 Ranks, Non-ECC	2Gbit (×8)
HYS72T512020EU-25F-A	4GB 2R×8 PC2-6400E-555-12-G0	2 Ranks, ECC	2Gbit (×8)
PC2-6400 (6-6-6)			
HYS64T512020EU-2.5-A	4GB 2R×8 PC2-6400U-666-12-E0	2 Ranks, Non-ECC	2Gbit (×8)
HYS72T512020EU-2.5-A	4GB 2R×8 PC2-6400E-666-12-G0	2 Ranks, ECC	2Gbit (×8)
PC2-5300 (5-5-5)			
HYS64T512020EU-3S-A	4GB 2R×8 PC2-5300U-555-12-E0	2 Ranks, Non-ECC	2Gbit (×8)
HYS72T512020EU-3S-A	4GB 2R×8 PC2-5300E-555-12-G0	2 Ranks, ECC	2Gbit (×8)

- 1) For detailed information regarding Product Type of Qimonda please see chapter "Product Type Nomenclature" of this data sheet.
- 2) The Compliance Code is printed on the module label and describes the speed grade, for example "PC2–6400E–555–12–G0" where 6400E means Unbuffered DIMM modules with 6.40 GB/sec Module Bandwidth and "555–12" means Column Address Strobe (CAS) latency = 5, Row Column Delay (RCD) latency = 5 and Row Precharge (RP) latency = 5 using the Industry Standard SPD Revision 1.2 and produced on the Raw Card "G".

						ABLE 3 is Format
DIMM Density	Module Organization	Memory Ranks	ECC/ Non-ECC	# of SDRAMs	# of row/bank/column bits	Raw Card
4GB	512M × 64	2	Non-ECC	16	15/3/10	Е
4GB	512M × 72	2	ECC	18	15/3/10	G



# TABLE 4

			Components on Modules
Product Type <sup>1)2)</sup>	DRAM Components <sup>1)</sup>	DRAM Density	DRAM Organisation
HYS64T512020EU	HYB18T2G800AF	2Gbit	256M × 8
HYS72T512020EU	HYB18T2G800AF	2Gbit	256M × 8

<sup>1)</sup> Green Product

<sup>2)</sup> For a detailed description of all functionalities of the DRAM components on these modules see the component data sheet.



# 2 Pin Configurations and Block Diagrams

## 2.1 Pin Configurations

The pin configuration of the Unbuffered DDR2 SDRAM DIMM is listed by function in **Table 5** (240 pins). The abbreviations used in columns Pin and Buffer Type are explained in **Table 6** and **Table 7** respectively. The pin numbering is depicted in **Figure 1** for non-ECC modules (×64) and **Figure 2** for ECC modules (×72).

				TABLE 5
				Pin Configuration of UDIMM
Ball No.	Name	Pin Type	Buffer Type	Function
Clock Signals	S			
185	CK0	I	SSTL	Clock Signals 2:0, Complement Clock Signals 2:0
137	CK1	I	SSTL	The system clock inputs. All address and command lines are sampled on the cross point of the rising edge of CK and the falling edge of CK. A Delay Locked Loop (DLL) circuit is driven from the clock inputs and output timing for read operations is synchronized to the input clock.
220	CK2	I	SSTL	
186	CK0	I	SSTL	
138	CK1	I	SSTL	
221	CK2	I	SSTL	
52	CKE0	I	SSTL	Clock Enable Rank 1:0
171	CKE1	I	SSTL	Activates the DDR2 SDRAM CK signal when HIGH and deactivates the CK signal when LOW. By deactivating the clocks, CKE LOW initiates the Power Down Mode or the Self Refresh Mode.
	NO	NO		Note: 2 Ranks module
	NC	NC		Note: 1 Rank module
Control Simu	ala.			Note. 1 Rank module
Control Signa		T.	CCTI	Chin Calast Dank 4.0
193 76	S0 S1	I	SSTL	Chip Select Rank 1:0  Enables the associated DDR2 SDRAM command decoder when LOW and disables the command decoder when HIGH. When the command decoder is
				disabled, new commands are ignored but previous operations continue. Rank 0 is selected by S0; Rank 1 is selected by S1. Ranks are also called "Physical banks".
				Note: 2 Ranks module
	NC	NC	_	Not Connected
				Note: 1 Rank module
192	RAS	I	SSTL	$\begin{tabular}{ll} Row\ Address\ Strobe \\ \hline \underline{When\ sampled}\ at\ the\ cross\ point\ of\ the\ rising\ edge\ of\ CK, and\ falling\ edge\ of\ CK, and\ edge\ of\ CK, and\ falling\ edge\ of\ CK, and\ edge\ of\ cK$
74	CAS	I	SSTL	Column Address Strobe



Ball No.	Name	Pin Type	Buffer Type	Function
73	WE	I	SSTL	Write Enable
Address Sign	als			
71	BA0	1	SSTL	Bank Address Bus 1:0
190	BA1	1	SSTL	Selects which DDR2 SDRAM internal bank of four or eight is activated.
54	BA2	I	SSTL	Bank Address Bus 2 Greater than 512Mb DDR2 SDRAMS
	NC	NC	_	Not Connected Less than 1Gb DDR2 SDRAMS
188	A0	I	SSTL	Address Bus 12:0
183	A1	I	SSTL	During a Bank Activate command cycle, defines the row address when sampled at the crosspoint of the rising edge of CK and falling edge of CK During a Read or Write command cycle, defines the column address when
63	A2	I	SSTL	
182	A3	I	SSTL	sampled at the cross point of the rising edge of CK and falling edge of CK. In
61	A4	I	SSTL	addition to the column address, AP is used to invoke autoprecharge operat
60	A5	ı	SSTL	at the end of the burst read or write cycle. If AP is HIGH, autoprecharge is
180	A6	1	SSTL	selected and BA0-BAn defines the bank to be precharged. If AP is LOW, autoprecharge is disabled. During a Precharge command cycle, AP is used
58	A7	I	SSTL	in conjunction with BA0-BAn to control which bank(s) to precharge. If AP is
179	A8	ı	SSTL	If AP is LOW, then BAO-BAD are used to define which bank to precharge
177	A9	ı	SSTL	
70	A10	I	SSTL	
	AP	I	SSTL	
57	A11	I	SSTL	
176	A12	I	SSTL	
196	A13	I	SSTL	Address Signal 13 Note: 1 Gbit based module and 512M ×4/×8
	NC	NC	_	Not Connected
				Note: Module based on 1 Gbit ×16Module based on 512 Mbit ×16 or smaller
174	A14	I	SSTL	Address Signal 14
				Note: Modules based on 2 Gbit
	NC	NC	-	Not Connected
				Note: Modules based on 1 Gbit or smaller
Data Signals		_		
3	DQ0	I/O	SSTL	Data Bus 63:0
4	DQ1	I/O	SSTL	Data Input / Output pins
9	DQ2	I/O	SSTL	
10	DQ3	I/O	SSTL	
122	DQ4	I/O	SSTL	
123	DQ5	I/O	SSTL	
128	DQ6	I/O	SSTL	
129	DQ7	I/O	SSTL	



Ball No.	Name	Pin Type	Buffer Type	Function
12	DQ8	I/O	SSTL	Data Bus 63:0
13	DQ9	I/O	SSTL	Data Input / Output pins
21	DQ10	I/O	SSTL	
22	DQ11	I/O	SSTL	
131	DQ12	I/O	SSTL	
132	DQ13	I/O	SSTL	
140	DQ14	I/O	SSTL	
141	DQ15	I/O	SSTL	
24	DQ16	I/O	SSTL	
25	DQ17	I/O	SSTL	
30	DQ18	I/O	SSTL	
31	DQ19	I/O	SSTL	
143	DQ20	I/O	SSTL	
144	DQ21	I/O	SSTL	
149	DQ22	I/O	SSTL	
150	DQ23	I/O	SSTL	
33	DQ24	I/O	SSTL	
34	DQ25	I/O	SSTL	
39	DQ26	I/O	SSTL	
40	DQ27	I/O	SSTL	
152	DQ28	I/O	SSTL	
153	DQ29	I/O	SSTL	
158	DQ30	I/O	SSTL	
159	DQ31	I/O	SSTL	
80	DQ32	I/O	SSTL	
81	DQ33	I/O	SSTL	
86	DQ34	I/O	SSTL	
87	DQ35	I/O	SSTL	
199	DQ36	I/O	SSTL	
200	DQ37	I/O	SSTL	
205	DQ38	I/O	SSTL	
206	DQ39	I/O	SSTL	
89	DQ40	I/O	SSTL	
90	DQ41	I/O	SSTL	
95	DQ42	I/O	SSTL	
96	DQ43	I/O	SSTL	
208	DQ44	I/O	SSTL	
209	DQ45	I/O	SSTL	
214	DQ46	I/O	SSTL	
215	DQ47	I/O	SSTL	



Ball No.	Name	Pin Type	Buffer Type	Function
98	DQ48	I/O	SSTL	Data Bus 63:0
99	DQ49	I/O	SSTL	Data Input / Output pins
107	DQ50	I/O	SSTL	
108	DQ51	I/O	SSTL	
217	DQ52	I/O	SSTL	
218	DQ53	I/O	SSTL	
226	DQ54	I/O	SSTL	
227	DQ55	I/O	SSTL	
110	DQ56	I/O	SSTL	
111	DQ57	I/O	SSTL	
116	DQ58	I/O	SSTL	
117	DQ59	I/O	SSTL	
229	DQ60	I/O	SSTL	
230	DQ61	I/O	SSTL	
235	DQ62	I/O	SSTL	
236	DQ63	I/O	SSTL	
Check Bit Sign	als			
42	CB0	I/O	SSTL	Check Bit 0 Note: ECC type module only
	NC	NC	_	Not Connected
				Note: Non-ECC type module only
43	CB1	I/O	SSTL	Check Bit 1
				Note: ECC type module only
	NC	NC	_	Not Connected
				Note: Non-ECC type module only
48	CB2	I/O	SSTL	Check Bit 2
				Note: ECC type module only
	NC	NC	_	Not Connected
				Note: Non-ECC type module only
49	CB3	I/O	SSTL	Check Bit 3
	NO	NO		Note: ECC type module only
	NC	NC	_	Not Connected
161	CB4	I/O	CCTI	Note: Non-ECC type module only  Check Bit 4
101	CD4	1/0	SSTL	Note: ECC type module only
	NC	NC		Not Connected
	INO			Note: Non-ECC type module only
162	CB5	I/O	SSTL	Check Bit 5
				Note: ECC type module only
	NC	NC	_	Not Connected
				Note: Non-ECC type module only



Ball No.	Name	Pin Type	Buffer Type	Function
167	CB6	I/O	SSTL	Check Bit 6
				Note: ECC type module only
	NC	NC	_	Not Connected
				Note: Non-ECC type module only
168	CB7	I/O	SSTL	Check Bit 7
				Note: ECC type module only
	NC	NC	_	Not Connected
				Note: Non-ECC module only
Data Strobe Bu	s			
7	DQS0	I/O	SSTL	Data Strobe Bus 8:0
16	DQS1	I/O	SSTL	The data strobes, associated with one data byte, sourced with data transfers.
28	DQS2	I/O	SSTL	In Write mode, the data strobe is sourced by the controller and is centered in the data window. In Read mode the data strobe is sourced by the DDR2
37	DQS3	I/O	SSTL	SDRAM and is sent at the leading edge of the data window. DQS signals are
84	DQS4	I/O	SSTL	complements, and timing is relative to the crosspoint of respective DQS and
93	DQS5	I/O	SSTL	DQS. If the module is to be operated in single ended strobe mode, all DQS
105	DQS6	I/O	SSTL	signals must be tied on the system board to $V_{\rm SS}$ and DDR2 SDRAM mode registers programmed appropriately.
114	DQS7	I/O	SSTL	regione programmed appropriatory.
46	DQS8	I/O	SSTL	
6	DQS0	I/O	SSTL	Complement Data Strobe Bus 8:0
15	DQS1	I/O	SSTL	
27	DQS2	I/O	SSTL	
36	DQS3	I/O	SSTL	
83	DQS4	I/O	SSTL	
92	DQS5	I/O	SSTL	
104	DQS6	I/O	SSTL	
113	DQS7	I/O	SSTL	
45	DQS8	I/O	SSTL	
Data Mask Sign	als	1		
125	DM0	I	SSTL	Data Mask Bus 8:0
134	DM1	I	SSTL	The data write masks, associated with one data byte. In Write mode, DM
146	DM2	I	SSTL	operates as a byte mask by allowing input data to be written if it is LOW but blocks the write operation if it is HIGH. In Read mode, DM lines have no effect.
155	DM3	I	SSTL	д вноскъ ине write operation и и is птоп. In Read mode, Divi lines have no епест.
202	DM4	I	SSTL	
211	DM5	I	SSTL	
223	DM6	I	SSTL	
232	DM7	I	SSTL	
164	DM8	I	SSTL	
EEPROM		1	1	ı
120	SCL	I	CMOS	Serial Bus Clock This signal is used to clock data into and out of the SPD EEPROM.



Ball No.	Name	Pin Type	Buffer Type	Function
119	SDA	I/O	OD	Serial Bus Data This is a bidirectional pin used to transfer data into or out of the SPD EEPROM. A resistor must be connected from SDA to $V_{\rm DDSPD}$ on the motherboard to act as a pull-up.
239	SA0	I	CMOS	Serial Address Select Bus 2:0
240	SA1	I	CMOS	Address pins used to select the Serial Presence Detect base address.
101	SA2	I	CMOS	
Power Supplies				
1	$V_{REF}$	Al	_	I/O Reference Voltage Reference voltage for the SSTL-18 inputs.
238	$V_{DDSPD}$	PWR		<b>EEPROM Power Supply</b> Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
51,56,62,72,75,, 78,170,175,181,, 191,194	$V_{DDQ}$	PWR		I/O Driver Power Supply
53,59,64,67,69,, 172,178,184,187, 189,197	$V_{DD}$	PWR		Power Supply Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
2,5,8,11,14,17,, 20,23,26,29,32, 35,38,41,44,47,, 50,65,66,79,82, 85,88,91,94,97,, 100,103,106, 109,112,115,118, 121,124,127,, 130,133,136,139, 142,145,148,, 151,154,157,160, 163,166,169, 198,201,204,207, 210,213,216,, 219,222,225,228, 231,234,237  Other Pins	$V_{ m SS}$	GND		Ground Plane Power supplies for core, I/O, Serial Presence Detect, and ground for the module.
	ODTO	1	CCTI	On Dia Termination Control 0
195	ODT4	1	SSTL	On-Die Termination Control 0
77	ODT1	I	SSTL	On-Die Termination Control 1 Asserts on-die termination for DQ, DM, DQS, and DQS signals if enabled via the DDR2 SDRAM mode register.  Note: 2 Rank modules
	NC	NC	_	Not Connected Note: 1 Rank modules
18,19,55,68,102,1 26,135,147, 156,165,173,203, 212, 224,233	NC	NC	_	Note: Pins not connected on Qimonda UDIMMs



## **TABLE 6**

## **Abbreviations for Pin Type**

	Abbieviations for i'm Type
Abbreviation	Description
I	Standard input-only pin. Digital levels.
0	Output. Digital levels.
I/O	I/O is a bidirectional input/output signal.
Al	Input. Analog levels.
PWR	Power
GND	Ground
NC	Not Connected

## **TABLE 7**

#### **Abbreviations for Buffer Type**

	Appreviations for Buffer Type
Abbreviation	Description
SSTL	Serial Stub Terminated Logic (SSTL_18)
LV-CMOS	Low Voltage CMOS
CMOS	CMOS Levels
OD	Open Drain. The corresponding pin has 2 operational states, active low and tri-state, and allows multiple devices to share as a wire-OR.




#### FIGURE 1 Pin Configuration UDIMM ×72 (240 Pin) VISEC - PIN 001 DQ0 - PIN 003 V<sub>ss</sub> - PIN 005 DQS0 - PIN 007 DQC0 - PIN 007 DQC0 - PIN 007 DQC0 - PIN 000 DQC0 - PIN 000 – Pin 121 - V - Pin 122 - DQ4 – Pin 123 - DQ5 – Pin 124 - V<sub>SS</sub> - Pin 004 -Pin 125 - DM0 - Pin 126 - NC – Pin 127 - V<sub>ss</sub> | DQS0 - Pin 007 | Vs | - Pin 008 | DQ3 | - Pin 009 | DQ3 | - Pin 010 | DQ3 | - Pin 128 - DQ6 Pin 129 - DQ7 Pin 130 - V<sub>cc</sub> - Pin 130 - V<sub>SS</sub> - Pin 132 - DQ13 - Pin 134 - DM1 Pin 133 - V<sub>SS</sub> Pin 134 - DM1 Pin 135 - NC - Pin 136 - NC ---- Pin 137 - CK1 - Pin 138 - CK1 — Pin 139 - V<sub>ss</sub> Pin 141 - DQ15 DQ10 - Pin 021 V<sub>SS</sub> - Pin 020 V<sub>SS</sub> - Pin 023 DQ11 - Pin 022 -- Pin 142 - V<sub>SS</sub> Pin 143 - DQ20 - Pi<u>n 144 - DQ21</u> Pin 145 - V<sub>ss</sub> DQ17 - Pin 025 DQ16 - Pin 024 | DQ17 - Pin 025 | DQ16 - Pin 024 - Pin 025 | DQ25 - Pin 027 | V<sub>ss</sub> - Pin 026 - DQ26 - Pin 028 | V<sub>ss</sub> - Pin 030 - Pin 031 | V<sub>ss</sub> - Pin 032 | DQ26 - Pin 034 - DQ26 - Pin 037 | DQ26 - Pin 037 | DQ26 - Pin 037 | DQ26 - Pin 039 | V<sub>ss</sub> - Pin 036 - DQ27 - Pin 040 | CB1 - Pin 042 - CB1 - Pin 045 | DQ28 - Pin 046 - CB2 - Pin 048 - Pin 048 | DQ28 - Pin 046 - CB3 - Pin 049 | DQ28 - Pin 048 - DQ28 - Pin 048 | DQ28 - Pin 048 - CB3 - Pin 049 | DQ28 - Pin 048 - DQ28 - Pin 048 - DQ28 - Pin 048 - DQ38 - Pi R ACKSI - Pin 146 - DM2 Pin 147 - NC O N T S - Pin 148 - V<sub>SS</sub> - Pin 150 - DQ23 - Pin 151 - V<sub>SS</sub> Pin 149 - DQ22 Pin 152 - DQ28 Pin 153 - DQ29 - Pin 154 - V<sub>SS</sub> Pin 155 - DM3 D D - Pin 156 - NC – Pin 157 - V<sub>SS</sub> Pin 158 - DQ30 Pin 159 - DQ31 Pin 160 - V<sub>SS</sub> Pin 161 - CB4 Pin 162 - CB5 — Pin 163 - V<sub>SS</sub> Pin 164 - DM8 Pin 165 - NC - Pin 166 - V<sub>cc</sub> CB3 - Pin 049 — Pin 167 - CB6 - Pin 168 - CB7 Pin 170 - V<sub>DDQ</sub> Pin 171 - CKE1 Pin 172 - V<sub>DD</sub> Pin 173 - NC - Pin 174 - A14 Pin 175 - V<sub>DDQ</sub> Pin 176 - A12 Pin 177 - A9 - Pin 178 - V<sub>DD</sub> Pin 179 - A8 — Pin 180 - A6 – Pin 181 - V<sub>DDQ</sub> - Pin 182 - A3 - Pin 183 - A1 — Pin 184 - V<sub>DD</sub> $V_{SS}$ - Pin 065 $V_{DD}$ - Pin 067 NC - Pin 069 NC— Pin 185 - CK0 Pin 186 - CK0 - Pin 066 -— Pin 187 - V<sub>DD</sub> - Pin 068 - Pin 188 - A0 - Pin 069 - Pin 070 - Pin 071 - Pin 071 — Pin 189 - V<sub>DD</sub> - Pin 190 - BA1 — Pin 191 - V<sub>DDQ</sub> - Pin 192 - RAS — Pin 193 - S0 - Pin 194 - V<sub>DDQ</sub> Pin 194 - V<sub>DDQ</sub> Pin 195 - ODTO Pin 198 - V Pin 197 - V<sub>DD</sub> – Pin 198 - V<sub>ss</sub> , Pin 199 - DQ36 - Pin 200 - DQ37 – Pin 201 - V<sub>ss</sub> Pin 202 - DM4 Pin 203 - NC – Pin 204 - V<sub>ss</sub> Pin 205 - DQ38 Pin 206 - DQ39 — Pin 207 - V<sub>ss</sub> - Pin 208 - DQ44 Pin 209 - DQ45 - Pin 210 - V<sub>SS</sub> Pin 211 - DM5 Pin 212 - NC — Pin 213 - V<sub>SS</sub> Pin 214 - DQ46 Pin 215 - DQ47 - Pin 216 - V<sub>SS</sub> - Pin 218 - DQ53 Pin 217 - DQ5 - Pin 219 - V<sub>SS</sub> DQ49 - Pin 099 — Pin 217 - DQ52 DQ49 - Pin 099 SA2 - Pin 101 V<sub>SS</sub> - Pin 103 DQS6 - Pin 105 DQS6 - Pin 105 V<sub>SS</sub> - Pin 106 DQS7 - Pin 109 DQ57 - Pin 111 DQS7 - Pin 115 DQS9 - Pin 117 SDA - Pin 119 - Pin 220 - CK2 Pin 221 - CK2 - Pin 222 - V<sub>SS</sub> — Pin 223 - DM6 - Pin 224 - NC - Pin 224 - NC - Pin 226 - DQ54 - Pin 227 - DQ55 - Pin 228 - V<sub>SS</sub> — Pin 229 - DQ60 - Pin 230 - DQ61 — Pin 231 - V<sub>SS</sub> - Pin 232 - DM7 Pin 233 - NC - Pin 234 - V<sub>ss</sub> Pin 235 - DQ62 Pin 236 - DQ63 Pin 237 V<sub>SS</sub> Pin 238 V<sub>DDSPD</sub> Pin 239 SA0 SDA - Pin 119 VSS SCL

- Pin 240 SA1

MPPT0160



# FIGURE 2





# 3 Electrical Characteristics

This chapter contains speed grade definition, AC timing parameter and ODT tables.

## 3.1 Absolute Maximum Ratings

Attention: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

			Absolu		TABLE 8 num Ratings		
Symbol	Parameter	Rating	Rating		Rating		Note
		Min.	Max.				
$V_{DD}$	Voltage on $V_{\rm DD}$ pin relative to $V_{\rm SS}$	-1.0	+2.3	V	1)		
$V_{DDQ}$	Voltage on $V_{\rm DDQ}$ pin relative to $V_{\rm SS}$	-0.5	+2.3	V			
$V_{DDL}$	Voltage on $V_{\mathrm{DDL}}$ pin relative to $V_{\mathrm{SS}}$	-0.5	+2.3	V			
$V_{\mathrm{IN}},V_{\mathrm{OUT}}$	Voltage on any pin relative to $V_{\rm SS}$	-0.5	+2.3	V			

<sup>1)</sup> When  $V_{\rm DD}$  and  $V_{\rm DDQ}$  and  $V_{\rm DDL}$  are less than 500 mV;  $V_{\rm REF}$  may be equal to or less than 300 mV.

TABLE 9 Environmental Requirements								
Parameter	Symbol	Values		Values		Unit	Note	
		Min.	Max.					
Operating temperature (ambient)	$T_{OPR}$	0	+55	°C	1)			
Storage Temperature	$T_{STG}$	- 50	+100	°C	2)			
Barometric Pressure (operating & storage)	PBar	+69	+105	kPa	3)			
Operating Humidity (relative)	$H_{OPR}$	10	90	%				
Storage Humidity (without condensation)	$H_{STG}$	5	95	%				

- 1) The component maximum case temperature (Tcase) shall not exceed the value specified in the DDR2 DRAM component specification.
- 2) Storage Temperature is the case surface temperature on the center/top side of the DRAM.
- 3) Up to 3000 m.



**Symbol** 

HYS[64/72]T512020EU-[25F/2.5/3S]-A Unbuffered DDR2 SDRAM Modules

	DRA	M Compo	nent Opera	ating Tem	TABLE 10 perature Range
I	Parameter	Rating	Rating		Note
		Min.	Max.	ax.	
	Operating Temperature	0	95	°C	1)2)3)4)

- 1) Operating Temperature is the case surface temperature on the center / top side of the DRAM.
- 2) The operating temperature range are the temperatures where all DRAM specification will be supported. During operation, the DRAM case temperature must be maintained between 0 95 °C under all other specification parameters.
- 3) Above 85 °C the Auto-Refresh command interval has to be reduced to  $t_{\rm REFI}$ = 3.9  $\mu \rm s$
- 4) When operating this product in the 85 °C to 95 °C  $T_{CASE}$  temperature range, the High Temperature Self Refresh has to be enabled by setting EMR(2) bit A7 to "1". When the High Temperature Self Refresh is enabled there is an increase of  $I_{DD6}$  by approximately 50%

## 3.2 DC Operating Conditions

		Sup	oply Voltage Lo	evels and DC Op		BLE 1'
Parameter	Symbol	Values			Unit	Note
		Min.	Тур.	Max.		
Device Supply Voltage	$V_{DD}$	1.7	1.8	1.9	V	
Output Supply Voltage	$V_{DDQ}$	1.7	1.8	1.9	V	1)
Input Reference Voltage	$V_{REF}$	$0.49  imes V_{DDQ}$	$0.5  imes V_{ extsf{DDQ}}$	$0.51  imes V_{ extsf{DDQ}}$	V	2)
SPD Supply Voltage	$V_{DDSPD}$	1.7	_	3.6	V	
DC Input Logic High	$V_{IH(DC)}$	$V_{\sf REF}$ + 0.125	_	$V_{\rm DDQ}$ + 0.3	V	
DC Input Logic Low	V <sub>IL (DC</sub> )	- 0.30	_	$V_{\sf REF} - 0.125$	V	
In / Output Leakage Current	$I_{L}$	-5	_	5	μΑ	3)

- 1) Under all conditions,  $V_{\rm DDQ}$  must be less than or equal to  $V_{\rm DD}$
- 2) Peak to peak AC noise on  $V_{\rm REF}$  may not exceed  $\pm$  2%  $V_{\rm REF}$  (DC). $V_{\rm REF}$  is also expected to track noise in  $V_{\rm DDQ}$ .
- 3) Input voltage for any connector pin under test of 0 V  $\leq V_{IN} \leq V_{DDQ} + 0.3$  V; all other pins at 0 V. Current is per pin



## 3.3 Speed Grade Definitions

								TABLE 12 ade Definition
Speed Grade			DDR2-8	00D	DDR2-8	800E	Unit	Note
QAG Sort Nam	е		-25F		-2.5			
CAS-RCD-RP I	latencies		5-5-5	5-5-5			t <sub>CK</sub>	
Parameter		Symbol	Min.	Max.	Min.	Max.	_	
Clock Period	@ CL = 3	t <sub>CK</sub>	5	8	5	8	ns	1)2)3)4)
	@ CL = 4	t <sub>CK</sub>	3.75	8	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{CK}$	2.5	8	3	8	ns	1)2)3)4)
	@ CL = 6	$t_{CK}$	2.5	8	2.5	8	ns	1)2)3)4)
Row Active Tim	e	$t_{RAS}$	45	70k	45	70k	ns	1)2)3)4)5)
Row Cycle Time	Э	$t_{RC}$	57.5	_	60	_	ns	1)2)3)4)
RAS-CAS-Delay	У	$t_{RCD}$	12.5	<u> </u>	15	<u> </u>	ns	1)2)3)4)
Row Precharge	Time	$t_{RP}$	12.5	_	15	<u> </u>	ns	1)2)3)4)

					Spee	TABLE 13 d Grade Definition
Speed Grade			DDR2-66	DDR2-667D		Note
QAG Sort Name			-3S			
CAS-RCD-RP lat	encies		5-5-5		t <sub>CK</sub>	
Parameter		Symbol	Min.	Max.	_	
Clock Period	@ CL = 3	t <sub>CK</sub>	5	8	ns	1)2)3)4)
	@ CL = 4	$t_{CK}$	3.75	8	ns	1)2)3)4)
	@ CL = 5	$t_{CK}$	3	8	ns	1)2)3)4)
Row Active Time		$t_{RAS}$	45	70k	ns	1)2)3)4)5)
Row Cycle Time		$t_{RC}$	60	_	ns	1)2)3)4)
RAS-CAS-Delay		$t_{RCD}$	15	_	ns	1)2)3)4)
Row Precharge T	ime	$t_{\sf RP}$	15	_	ns	1)2)3)4)

- 1) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 2) The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross. The DQS / DQS, RDQS / RDQS, input reference level is the crosspoint when in differential strobe mode.
- 3) Inputs are not recognized as valid until  $V_{\rm REF}$  stabilizes. During the period before  $V_{\rm REF}$  stabilizes, CKE = 0.2 x  $V_{\rm DDQ}$
- 4) The output timing reference voltage level is  $V_{\rm TT}$ .
- 5)  $t_{RAS,MAX}$  is calculated from the maximum amount of time a DDR2 device can operate without a refresh command which is equal to 9 x  $t_{REFI}$ .



# 3.4 Component AC Timing Parameters

DRAM Co	mponent	Timing Para	ameter bv	Speed Grade	- DDR2–8		BLE 14 DR2-667
Parameter	Symbol	DDR2-800 DDR2-667			Unit	Note <sup>1)2)3</sup>	
		Min.	Max.	Min.	Max.		)4)5)6)7)
CAS to CAS command delay	$t_{CCD}$	2	_	2	_	nCK	
Average clock high pulse width	t <sub>CH.AVG</sub>	0.48	0.52	0.48	0.52	$t_{CK.AVG}$	9)10)
Average clock period	t <sub>CK.AVG</sub>	2500	8000	3000	8000	ps	
CKE minimum pulse width ( high and low pulse width)	$t_{CKE}$	3	_	3	_	nCK	11)
Average clock low pulse width	$t_{CL.AVG}$	0.48	0.52	0.48	0.52	$t_{CK.AVG}$	9)10)
Auto-Precharge write recovery + precharge time	$t_{DAL}$	$WR + t_{nRP}$	_	$WR + t_{nRP}$	_	nCK	12)13)
Minimum time clocks remain ON after CKE asynchronously drops LOW	t <sub>DELAY</sub>	$t_{\text{IS}} + t_{\text{CK .AVG}} + t_{\text{IH}}$		$t_{\rm IS}$ + $t_{\rm CK.AVG}$ + $t_{\rm IH}$		ns	
DQ and DM input hold time	t <sub>DH.BASE</sub>	125		175	_	ps	14)18)19)
DQ and DM input pulse width for each input	$t_{DIPW}$	0.35	_	0.35	_	t <sub>CK.AVG</sub>	
DQS input high pulse width	$t_{DQSH}$	0.35	_	0.35	_	t <sub>CK.AVG</sub>	
DQS input low pulse width	$t_{DQSL}$	0.35	_	0.35	_	t <sub>CK.AVG</sub>	
DQS-DQ skew for DQS & associated DQ signals	$t_{DQSQ}$	_	200	_	240	ps	15)
DQS latching rising transition to associated clock edges	$t_{DQSS}$	- 0.25	+ 0.25	- 0.25	+ 0.25	t <sub>CK.AVG</sub>	16)
DQ and DM input setup time	t <sub>DS.BASE</sub>	50		100	_	ps	17)18)19)
DQS falling edge hold time from CK	$t_{DSH}$	0.2	_	0.2	_	$t_{CK.AVG}$	16)
DQS falling edge to CK setup time	$t_{DSS}$	0.2	_	0.2	_	$t_{CK.AVG}$	16)
Four Activate Window for 1KB page size products	t <sub>FAW</sub>	35	_	37.5	_	ns	34)
Four Activate Window for 2KB page size products	$t_{FAW}$	45	_	50	_	ns	34)
CK half pulse width	$t_{HP}$	$Min(t_{CH.ABS}, t_{CL.ABS})$	_		_	ps	20)
Data-out high-impedance time from CK / CK	$t_{HZ}$	_	t <sub>AC.MAX</sub>	_	t <sub>AC.MAX</sub>	ps	8)21)
Address and control input hold time	t <sub>IH.BASE</sub>	250	_	275	_	ps	22)24)
Control & address input pulse width for each input	$t_{IPW}$	0.6	_	0.6	_	t <sub>CK.AVG</sub>	
Address and control input setup time	t <sub>IS.BASE</sub>	175	_	200	_	ps	23)24)
DQ low impedance time from CK/CK	$t_{LZ.DQ}$	2 x t <sub>AC.MIN</sub>	t <sub>AC.MAX</sub>	2 x t <sub>AC.MIN</sub>	t <sub>AC.MAX</sub>	ps	8)21)



Parameter	Symbol DDR2-800		DDR2-667		Unit	Note <sup>1)2)3</sup> )4)5)6)7)	
		Min.	Max.	Min.	Max.		)4)5)6) <i>1</i> )
DQS/DQS low-impedance time from CK / CK	t <sub>LZ.DQS</sub>	t <sub>AC.MIN</sub>	t <sub>AC.MAX</sub>	t <sub>AC.MIN</sub>	t <sub>AC.MAX</sub>	ps	8)21)
MRS command to ODT update delay	$t_{MOD}$	0	12	0	12	ns	34)
Mode register set command cycle time	$t_{MRD}$	2	_	2	_	nCK	
OCD drive mode output delay	$t_{OIT}$	0	12	0	12	ns	34)
DQ/DQS output hold time from DQS	$t_{QH}$	$t_{HP} - t_{QHS}$	_	$t_{HP} - t_{QHS}$	_	ps	25)
DQ hold skew factor	$t_{QHS}$	_	300	_	340	ps	26)
Average periodic refresh Interval	$t_{REFI}$	_	7.8	_	7.8	μS	27)28)
		_	3.9	_	3.9	μS	27)29)
Auto-Refresh to Active/Auto-Refresh command period	$t_{RFC}$	127.5	_	127.5	_	ns	30)
Read preamble	$t_{RPRE}$	0.9	1.1	0.9	1.1	$t_{CK,AVG}$	31)32)
Read postamble	$t_{RPST}$	0.4	0.6	0.4	0.6	$t_{CK.AVG}$	31)33)
Active to active command period for 1KB page size products	$t_{RRD}$	7.5	_	7.5	_	ns	34)
Internal Read to Precharge command delay	$t_{RTP}$	7.5	_	7.5	_	ns	34)
Write preamble	$t_{WPRE}$	0.35	_	0.35	_	t <sub>CK.AVG</sub>	
Write postamble	$t_{WPST}$	0.4	0.6	0.4	0.6	$t_{CK.AVG}$	
Write recovery time	$t_{WR}$	15	_	15	_	ns	34)
Internal write to read command delay	$t_{WTR}$	7.5	_	7.5	_	ns	34)35)
Exit power down to read command	$t_{XARD}$	2	_	2	_	nCK	
Exit active power-down mode to read command (slow exit, lower power)	$t_{XARDS}$	8 – AL	_	7 – AL	_	nCK	
Exit precharge power-down to any valid command (other than NOP or Deselect)	$t_{XP}$	2	_	2	_	nCK	
Exit self-refresh to a non-read command	t <sub>XSNR</sub>	t <sub>RFC</sub> +10	_	t <sub>RFC</sub> +10	_	ns	34)
Exit self-refresh to read command	$t_{XSRD}$	200	_	200	_	nCK	
Write command to DQS associated clock edges	WL	RL – 1	<b>'</b>	RL-1	<b>'</b>	nCK	

- 1)  $V_{\rm DDQ}$  = 1.8 V  $\pm$  0.1V;  $V_{\rm DD}$  = 1.8 V  $\pm$  0.1 V.
- 2) Timing that is not specified is illegal and after such an event, in order to guarantee proper operation, the DRAM must be powered down and then restarted through the specified initialization sequence before normal operation can continue.
- 3) Timings are guaranteed with CK/CK differential Slew Rate of 2.0 V/ns. For DQS signals timings are guaranteed with a differential Slew Rate of 2.0 V/ns in differential strobe mode and a Slew Rate of 1 V/ns in single ended mode.
- 4) The CK /  $\overline{\text{CK}}$  input reference level (for timing reference to CK /  $\overline{\text{CK}}$ ) is the point at which CK and  $\overline{\text{CK}}$  cross. The DQS /  $\overline{\text{DQS}}$ , RDQS /  $\overline{\text{RDQS}}$ , input reference level is the crosspoint when in differential strobe mode.
- 5) Inputs are not recognized as valid until  $V_{\rm REF}$  stabilizes. During the period before  $V_{\rm REF}$  stabilizes, CKE = 0.2 x  $V_{\rm DDQ}$  is recognized as low.
- 6) The output timing reference voltage level is  $V_{\rm TT}$ .
- 7) New units, ' $t_{\text{CK.AVG}}$ ' and 'nCK', are introduced in DDR2–667 and DDR2–800. Unit ' $t_{\text{CK.AVG}}$ ' represents the actual  $t_{\text{CK.AVG}}$  of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2–400 and




- DDR2–533,  $t_{CK}$  is used for both concepts. Example:  $t_{XP} = 2$  [nCK] means; if Power Down exit is registered at Tm, an Active command may be registered at Tm + 2, even if (Tm + 2 Tm) is 2 x  $t_{CK.AVG}$  +  $t_{ERR.2PER(Min)}$ .
- 8) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\text{ERR}(6-10\text{per})}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\text{ERR}(6-10\text{PER}).\text{MIN}} = -272$  ps and  $t_{\text{ERR}(6-10\text{PER}).\text{MAX}} = +293$  ps, then  $t_{\text{DQSCK.MIN}(\text{DERATED})} = t_{\text{DQSCK.MIN}} t_{\text{ERR}(6-10\text{PER}).\text{MAX}} = -400$  ps -293 ps =-693 ps and  $t_{\text{DQSCK.MAX}(\text{DERATED})} = t_{\text{DQSCK.MAX}} t_{\text{ERR}(6-10\text{PER}).\text{MIN}} = 400$  ps +272 ps =+672 ps. Similarly,  $t_{\text{LZ.DQ}}$  for DDR2–667 derates to  $t_{\text{LZ.DQ.MIN}(\text{DERATED})} = -900$  ps -293 ps =-1193 ps and  $t_{\text{LZ.DQ.MAX}(\text{DERATED})} = 450$  ps +272 ps =+722 ps. (Caution on the MIN/MAX usage!)
- 9) Input clock jitter spec parameter. The jitter specified is a random jitter meeting a Gaussian distribution.
- 10) These parameters are specified per their average values.
- 11)  $t_{\text{CKE.MIN}}$  of 3 clocks means CKE must be registered on three consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the 3 clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{\text{IS}} + 2 \times t_{\text{CK}} + t_{\text{IH}}$ .
- 12) DAL = WR + RU $\{t_{\rm RP}({\rm ns})/t_{\rm CK}({\rm ns})\}$ , where RU stands for round up. WR refers to the tWR parameter stored in the MRS. For  $t_{\rm RP}$ , if the result of the division is not already an integer, round up to the next highest integer.  $t_{\rm CK}$  refers to the application clock period. Example: For DDR2–533 at  $t_{\rm CK}$  = 3.75 ns with  $t_{\rm WR}$  programmed to 4 clocks.  $t_{\rm DAL}$  = 4 + (15 ns / 3.75 ns) clocks = 4 + (4) clocks = 8 clocks.
- 13)  $t_{\text{DAL.nCK}} = \text{WR [nCK]} + t_{\text{nRP.nCK}} = \text{WR} + \text{RU}\{t_{\text{RP}} [\text{ps}] / t_{\text{CK.AVG}} [\text{ps}] \}$ , where WR is the value programmed in the EMR.
- 14) Input waveform timing  $t_{\rm DH}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the differential data strobe crosspoint to the input signal crossing at the  $V_{\rm IL,DC}$  level for a falling signal and from the differential data strobe crosspoint to the input signal crossing at the  $V_{\rm IL,DC}$  level for a rising signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{\rm IL,DC,MAX}$  and  $V_{\rm IH,DC,MIN}$ . See **Figure 4**.
- 15)  $t_{DQSQ}$ : Consists of data pin skew and output pattern effects, and p-channel to n-channel variation of the output drivers as well as output slew rate mismatch between DQS /  $\overline{DQS}$  and associated DQ in any given cycle.
- 16) These parameters are measured from a data strobe signal ((L/U/R)DQS / DQS) crossing to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\rm JIT.PER}$ ,  $t_{\rm JIT.CC}$ , etc.), as these are relative to the clock signal crossing. That is, these parameters should be met whether clock jitter is present or not.
- 17) Input waveform timing  $t_{\rm DS}$  with differential data strobe enabled MR[bit10] = 0, is referenced from the input signal crossing at the  $V_{\rm IL,AC}$  level to the differential data strobe crosspoint for a rising signal, and from the input signal crossing at the  $V_{\rm IL,AC}$  level to the differential data strobe crosspoint for a falling signal applied to the device under test. DQS, DQS signals must be monotonic between  $V_{\rm II(DC)MAX}$  and  $V_{\rm ih(DC)MIN}$ . See **Figure 4**.
- 18) If  $t_{\rm DS}$  or  $t_{\rm DH}$  is violated, data corruption may occur and the data must be re-written with valid data before a valid READ can be executed.
- 19) These parameters are measured from a data signal ((L/U)DM, (L/U)DQ0, (L/U)DQ1, etc.) transition edge to its respective data strobe signal ((L/U/R)DQS / DQS) crossing.
- 20)  $t_{\rm HP}$  is the minimum of the absolute half period of the actual input clock.  $t_{\rm HP}$  is an input parameter but not an input specification parameter. It is used in conjunction with  $t_{\rm QHS}$  to derive the DRAM output timing  $t_{\rm QH}$ . The value to be used for  $t_{\rm QH}$  calculation is determined by the following equation;  $t_{\rm HP}$  = MIN ( $t_{\rm CL,ABS}$ ), where,  $t_{\rm CL,ABS}$  is the minimum of the actual instantaneous clock high time;  $t_{\rm CL,ABS}$  is the minimum of the actual instantaneous clock low time.
- 21)  $t_{\rm HZ}$  and  $t_{\rm LZ}$  transitions occur in the same access time as valid data transitions. These parameters are referenced to a specific voltage level which specifies when the device output is no longer driving ( $t_{\rm HZ}$ ), or begins driving ( $t_{\rm LZ}$ ).
- 22) input waveform timing is referenced from the input signal crossing at the  $V_{\rm IL,DC}$  level for a rising signal and  $V_{\rm IH,DC}$  for a falling signal applied to the device under test. See **Figure 5**.
- 23) Input waveform timing is referenced from the input signal crossing at the  $V_{\text{IH.AC}}$  level for a rising signal and  $V_{\text{IL.AC}}$  for a falling signal applied to the device under test. See **Figure 5**.
- 24) These parameters are measured from a command/address signal (CKE, CS, RAS, CAS, WE, ODT, BA0, A0, A1, etc.) transition edge to its respective clock signal (CK / CK) crossing. The spec values are not affected by the amount of clock jitter applied (i.e.  $t_{\rm JIT,PER}$ ,  $t_{\rm JIT,CC}$ , etc.), as the setup and hold are relative to the clock signal crossing that latches the command/address. That is, these parameters should be met whether clock jitter is present or not.
- 25) t<sub>QH</sub> = t<sub>HP</sub> t<sub>QHS</sub>, where: t<sub>HP</sub> is the minimum of the absolute half period of the actual input clock; and t<sub>QHS</sub> is the specification value under the max column. {The less half-pulse width distortion present, the larger the t<sub>QH</sub> value is; and the larger the valid data eye will be.} Examples: 1) If the system provides t<sub>HP</sub> of 1315 ps into a DDR2–667 SDRAM, the DRAM provides t<sub>QH</sub> of 975 ps minimum. 2) If the system provides t<sub>HP</sub> of 1420 ps into a DDR2–667 SDRAM, the DRAM provides t<sub>QH</sub> of 1080 ps minimum.
- 26)  $t_{\text{QHS}}$  accounts for: 1) The pulse duration distortion of on-chip clock circuits, which represents how well the actual  $t_{\text{HP}}$  at the input is transferred to the output; and 2) The worst case push-out of DQS on one transition followed by the worst case pull-in of DQ on the next transition, both of which are independent of each other, due to data pin skew, output pattern effects, and pchannel to n-channel variation of the output drivers.
- 27) The Auto-Refresh command interval has be reduced to 3.9  $\mu$ s when operating the DDR2 DRAM in a temperature range between 85 °C and 95 °C.
- 28) 0 °C $\leq T_{\rm CASE} \leq$  85 °C.
- 29) 85 °C <  $T_{\text{CASE}} \le$  95 °C.




- 30) A maximum of eight Refresh commands can be posted to any given DDR2 SDRAM, meaning that the maximum absolute interval between any Refresh command and the next Refresh command is 9 x t<sub>REFI</sub>.
- 31)  $t_{\text{RPST}}$  end point and  $t_{\text{RPRE}}$  begin point are not referenced to a specific voltage level but specify when the device output is no longer driving  $(t_{\text{RPST}})$ , or begins driving  $(t_{\text{RPRE}})$ . Figure 3 shows a method to calculate these points when the device is no longer driving  $(t_{\text{RPST}})$ , or begins driving  $(t_{\text{RPRE}})$  by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent.
- 32) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\rm JIT.PER}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\rm JIT.PER.MIN} = -72$  ps and  $t_{\rm JIT.PER.MAX} = +93$  ps, then  $t_{\rm RPRE.MIN(DERATED)} = t_{\rm RPRE.MIN} + t_{\rm JIT.PER.MIN} = 0.9 \times t_{\rm CK.AVG} 72$  ps = +2178 ps and  $t_{\rm RPRE.MIN(DERATED)} = t_{\rm RPRE.MIN} + t_{\rm JIT.PER.MIN} = 1.1 \times t_{\rm CK.AVG} + 93$  ps = +2843 ps. (Caution on the MIN/MAX usage!).
- 33) When the device is operated with input clock jitter, this parameter needs to be derated by the actual  $t_{\rm JIT.DUTY}$  of the input clock. (output deratings are relative to the SDRAM input clock.) For example, if the measured jitter into a DDR2–667 SDRAM has  $t_{\rm JIT.DUTY.MIN} = -72$  ps and  $t_{\rm JIT.DUTY.MAX} = +93$  ps, then  $t_{\rm RPST.MIN(DERATED)} = t_{\rm RPST.MIN} + t_{\rm JIT.DUTY.MIN} = 0.4$  x  $t_{\rm CK.AVG} 72$  ps = +928 ps and  $t_{\rm RPST.MAX(DERATED)} = t_{\rm RPST.MAX} + t_{\rm JIT.DUTY.MAX} = 0.6$  x  $t_{\rm CK.AVG} + 93$  ps = +1592 ps. (Caution on the MIN/MAX usage!).
- 34) For these parameters, the DDR2 SDRAM device is characterized and verified to support  $t_{nPARAM} = RU\{t_{PARAM} / t_{CK.AVG}\}$ , which is in clock cycles, assuming all input clock jitter specifications are satisfied. For example, the device will support  $t_{nRP} = RU\{t_{RP} / t_{CK.AVG}\}$ , which is in clock cycles, if all input clock jitter specifications are met. This means: For DDR2–667 5–5–5, of which  $t_{RP} = 15$  ns, the device will support  $t_{nRP} = RU\{t_{RP} / t_{CK.AVG}\} = 5$ , i.e. as long as the input clock jitter specifications are met, Precharge command at Tm and Active command at Tm + 5 is valid even if (Tm + 5 Tm) is less than 15 ns due to input clock jitter.
- 35)  $t_{\rm WTR}$  is at lease two clocks (2 x  $t_{\rm CK}$ ) independent of operation frequency.
- 36) This timing parameter is relaxed than Industry Standard

# Method for Calculating Transitions and Endpoint VTT + 2x mV - - - - VOH - 2x mV VTT + x mV - - - - - VOL + 2x mV VTT - x mV - - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x mV VTT - x mV - - - VOL + x m









#### **ODT AC Electrical Characteristics** 3.5

This chapter describes the ODT AC electrical characteristics.

# ODT AC Characteristics and Operating Conditions for DDR2-667 DDR2-800

	ODI AO Oliai acteris	nos and Opera	ing conditions for DD	112-007	, DDIXZ-000
Symbol	Parameter / Condition	Values		Unit	Note
		Min.	Max.		
$t_{AOND}$	ODT turn-on delay	2	2	$n_{CK}$	1)
$t_{AON}$	ODT turn-on	t <sub>AC.MIN</sub>	$t_{AC.MAX}$ + 0.7 ns	ns	1)2)
$t_{AONPD}$	ODT turn-on (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	$2 t_{CK} + t_{AC.MAX} + 1 \text{ ns}$	ns	1)
$t_{AOFD}$	ODT turn-off delay	2.5	2.5	$n_{CK}$	1)
$t_{AOF}$	ODT turn-off	t <sub>AC.MIN</sub>	$t_{\rm AC.MAX}$ + 0.6 ns	ns	1)3)
$t_{AOFPD}$	ODT turn-off (Power-Down Modes)	$t_{\rm AC.MIN}$ + 2 ns	$2.5 t_{CK} + t_{AC.MAX} + 1 ns$	ns	1)
$t_{ANPD}$	ODT to Power Down Mode Entry Latency	3	_	$n_{CK}$	1)
$t_{AXPD}$	ODT Power Down Exit Latency	8	_	$n_{CK}$	1)

- 1) New units, " $t_{\text{CK},\text{AVG}}$ " and " $n_{\text{CK}}$ ", are introduced in DDR2-667 and DDR2-800 Unit " $t_{\text{CK},\text{AVG}}$ " represents the actual  $t_{\text{CK},\text{AVG}}$  of the input clock under operation. Unit "n<sub>CK</sub>" represents one clock cycle of the input clock, counting the actual clock edges. Note that in DDR2-400 and DDR2-533, " $t_{\text{CK}}$ " is used for both concepts. Example:  $t_{\text{XP}} = 2 [n_{\text{CK}}]$  means; if Power Down exit is registered at  $T_{\text{m}}$ , an Active command may be registered at  $T_{\rm m}$  + 2, even if  $(T_{\rm m}$  + 2 -  $T_{\rm m})$  is 2 x  $t_{\rm CK.AVG}$  +  $t_{\rm ERR.2PER(Min)}$ .
- 2) ODT turn on time min is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time max is when the ODT resistance is fully on. Both are measured from  $t_{\text{AOND}}$ , which is interpreted differently per speed bin. For DDR2-667/800  $t_{\text{AOND}}$  is 2 clock cycles after the clock edge that registered a first ODT HIGH counting the actual input clock edges.
- 3) ODT turn off time min is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high impedance. Both are measured from  $t_{AOFD}$ , which is interpreted differently per speed bin. For DDR2-667/800, if  $t_{CK(avg)} = 3$  ns is assumed, t<sub>AOFD</sub> is 1.5 ns (= 0.5 x 3 ns) after the second trailing clock edge counting from the clock edge that registered a first ODT LOW and by counting the actual input clock edges.



# 3.6 $I_{DD}$ Specifications and Conditions

List of tables defining  $I_{\rm DD}$  Specifications and Conditions.

$I_{ extsf{DD}}$ Measure		LE 16 nditions
Parameter	Symbol	
Operating Current 0 One bank Active - Precharge; $t_{\text{CK}} = t_{\text{CK.MIN}}, t_{\text{RC}} = t_{\text{RC.MIN}}, t_{\text{RAS}} = t_{\text{RAS.MIN}}$ , CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD0}$	
Operating Current 1 One bank Active - Read - Precharge; $I_{\text{OUT}} = 0$ mA, $BL = 4$ , $t_{\text{CK}} = t_{\text{CK.MIN}}$ , $t_{\text{RC}} = t_{\text{RC.MIN}}$ , $t_{\text{RAS}} = t_{\text{RAS.MIN}}$ , $t_{\text{RCD}} = t_{\text{RCD.MIN}}$ , $AL = 0$ , $CL = CL_{\text{MIN}}$ ; CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands. Address and control inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD1}$	6)
Precharge Standby Current All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$ ; Other control and address inputs are SWITCHING, Databus inputs are SWITCHING.	$I_{DD2N}$	
Precharge Power-Down Current Other control and address inputs are STABLE, Data bus inputs are FLOATING.	$I_{\mathrm{DD2P}}$	
Precharge Quiet Standby Current All banks idle; $\overline{CS}$ is HIGH; CKE is HIGH; $t_{CK} = t_{CK.MIN}$ ; Other control and address inputs are STABLE, Data bus inputs are FLOATING.	$I_{DD2Q}$	
Active Standby Current Burst Read: All banks open; Continuous burst reads; BL = 4; AL = 0, CL = $CL_{MIN}$ ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX}$ , $t_{RP} = t_{RP.MIN}$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING; $I_{OUT} = 0$ mA.	$I_{DD3N}$	
Active Power-Down Current All banks open; $t_{CK} = t_{CK.MIN}$ , CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to LOW (Fast Power-down Exit);	$I_{DD3P(0)}$	
Active Power-Down Current All banks open; $t_{CK} = t_{CK,MIN}$ , CKE is LOW; Other control and address inputs are STABLE, Data bus inputs are FLOATING. MRS A12 bit is set to HIGH (Slow Power-down Exit);	$I_{\mathrm{DD3P(1)}}$	
Operating Current - Burst Read All banks open; Continuous burst reads; BL = 4; AL = 0, CL = $CL_{MIN}$ ; $t_{CK} = t_{CKMIN}$ ; $t_{RAS} = t_{RASMAX}$ ; $t_{RP} = t_{RPMIN}$ ; CKE is HIGH, CS is HIGH between valid commands; Address inputs are SWITCHING; Data bus inputs are SWITCHING; $I_{OUT} = 0$ mA.	$I_{DD4R}$	6)
Operating Current - Burst Write  All banks open; Continuous burst writes; $BL = 4$ ; $AL = 0$ , $CL = CL_{MIN}$ ; $t_{CK} = t_{CK.MIN}$ ; $t_{RAS} = t_{RAS.MAX.}$ , $t_{RP} = t_{RP.MAX}$ ; CKE is HIGH, $\overline{CS}$ is HIGH between valid commands. Address inputs are SWITCHING; Data Bus inputs are SWITCHING;	$I_{DD4W}$	
Burst Refresh Current $t_{\text{CK}} = t_{\text{CK,MIN}}$ , Refresh command every $t_{\text{RFC}} = t_{\text{RFC,MIN}}$ interval, CKE is HIGH, $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.	$I_{DD5B}$	
<b>Distributed Refresh Current</b> $t_{\text{CK}} = t_{\text{CK,MIN.}}$ , Refresh command every $t_{\text{RFC}} = t_{\text{REFI}}$ interval, CKE is LOW and $\overline{\text{CS}}$ is HIGH between valid commands, Other control and address inputs are SWITCHING, Data bus inputs are SWITCHING.	$I_{DD5D}$	



Parameter	Symbol	Note <sup>1)2)</sup> 3)4)5)
Self-Refresh Current CKE $\leq$ 0.2 V; external clock off, CK and $\overline{\text{CK}}$ at 0 V; Other control and address inputs are FLOATING, Data bus inputs are FLOATING. $I_{\text{DD6}}$ current values are guaranteed up to $T_{\text{CASE}}$ of 85 °C max.	$I_{DD6}$	
All Bank Interleave Read Current All banks are being interleaved at minimum $t_{\rm RC}$ without violating $t_{\rm RRD}$ using a burst length of 4. Control and address bus inputs are STABLE during DESELECTS. $I_{\rm out} = 0$ mA.	$I_{DD7}$	6)

- 1)  $V_{\rm DDQ}$  = 1.8 V  $\pm$  0.1 V;  $V_{\rm DD}$  = 1.8 V  $\pm$  0.1 V
- 2)  $I_{\rm DD}$  specifications are tested after the device is properly initialized and  $I_{\rm DD}$  parameter are specified with ODT disabled.
- 3) Definitions for  $I_{\rm DD}$  see Table 17
- 4) For two rank modules: All active current measurements in the same  $I_{\rm DD}$  current mode. The other rank is in  $I_{\rm DD2P}$  Precharge Power-Down Mode.
- 5) For details and notes see the relevant Qimonda component data sheet.
- 6)  $I_{\rm DD1}$ ,  $I_{\rm DD4R}$  and  $I_{\rm DD7}$  current measurements are defined with the outputs disabled ( $I_{\rm OUT}$  = 0 mA). To achieve this on module level the output buffers can be disabled using an EMRS(1) (Extended Mode Register Command) by setting A12 bit to HIGH.

	TABLE 17 Definitions for $I_{ m DD}$
Parameter	Description
LOW	$V_{IN} \leq V_{IL(ac).MAX}$ , HIGH is defined as $V_{IN} \geq V_{IH(ac).MIN}$
STABLE	Inputs are stable at a HIGH or LOW level.
FLOATING	Inputs are $V_{\text{REF}} = V_{\text{DDQ}}/2$
SWITCHING	Inputs are changing between HIGH and LOW every other clock (once per 2 cycles) for address and control signals, and inputs changing between HIGH and LOW every other data transfer (once per cycle) for DQ signals not including mask or strobes.

**TABLE 18** 

3)

3)

4)

4)

4)

4)

4)5)

4)6)

3)

3)

3)

4)7)

4)7)

3)

mΑ



**Product Type** 

Organization

 $I_{\rm DD0}$ 

 $I_{\rm DD1}$ 

 $I_{\rm DD2N}$ 

 $I_{\mathsf{DD2P}}$ 

 $I_{\mathsf{DD2Q}}$ 

 $I_{\rm DD3N}$ 

 $I_{\rm DD4R}$ 

 $I_{\mathsf{DD4W}}$ 

 $I_{\mathsf{DD5B}}$ 

 $I_{\mathsf{DD5D}}$ 

 $I_{\mathsf{DD6}}$ 

 $I_{\mathrm{DD7}}$ 

 $I_{\mathsf{DD3P\_0}}$  (fast)

 $I_{\rm DD3P\_1~(slow)}$ 

HYS64T512020EU-25F-A

**4 GB** 

×64

-25F

824

872

1008

256

976

1104

560

288

1328

1448

1976

320

256

1872

2 Ranks

HYS72T512020EU-25F-A

4 GB

×**72** 

-25F

927

981

288

1134

1098

1242

630

324

1494

1629

2223

360

288

2106

2 Ranks

-2.5

824

872

1008

256

976

1104

560

288

1328

1448

1976

320

256

1872

-2.5

927

981

1134

288

1098

1242

630

324

1494

1629

2223

360

288

2106

HYS[64/72]T512020EU-[25F/2.5/3S]-A Unbuffered DDR2 SDRAM Modules

#### $I_{\rm DD}$ Specification for HYS[64/72]T512020EU-[25F/2.5/3S]-A Note<sup>1)2)</sup> HYS64T512020EU-2.5-A **Units** HYS72T512020EU-2.5-A HYS64T512020EU-3S-A HYS72T512020EU-3S-A **4 GB 4 GB 4 GB 4 GB** ×64 ×**72** ×**72** ×64 2 Ranks 2 Ranks 2 Ranks 2 Ranks

**-3S** 

873

936

1044

288

990

1134

594

324

1368

1494

2178

360

288

1944

**-3S** 

776

832

928

256

880

1008

528

288

1216

1328

1936

320

256

1728

1)	Calculated values from component data	. ODT disa	bled. $I_{DD1}\ I_{DD4}$	$_{LR}$ and $I_{DD7}$ are	defined with the	ne outputs disabled.

<sup>2)</sup>  $I_{\text{DDX (rank)}}$  = Number of components x  $I_{\text{DDX (component)}}$ 

<sup>3)</sup>  $I_{\rm DDX} = I_{\rm DDX \, (rank)} + I_{\rm DD2P \, (rank)}$ 4)  $I_{\rm DDX} = 2 \times I_{\rm DDX \, (rank)}$ 

<sup>5)</sup> Fast: MRS(12)=0

<sup>6)</sup> Slow: MRS(12)=1

<sup>7)</sup>  $I_{\text{DD5D}}$  and  $I_{\text{DD6}}$  values are for  $0^{\circ}\text{C} \leq T_{\text{Case}} \leq 85^{\circ}\text{C}$ 



# 4 SPD Codes

This chapter lists all hexadecimal byte values stored in the EEPROM of the products described in this data sheet. SPD stands for serial presence detect. All values with XX in the table are module specific bytes which are defined during production.

#### **List of SPD Code Tables**

- Table 19 "HYS[64/72]T512020EU-[25F/2.5]-A" on Page 27
- Table 20 "HYS[64/72]T512020EU-3S-A" on Page 32

			HYS[64/7	- '	<b>ABLE 19</b> J-[25F/2.5]-A
Product	Туре	HYS64T512020EU-25F-A	HYS72T512020EU-25F-A	HYS64T512020EU-2.5-A	HYS72T512020EU-2.5-A
Organiz	ation	4 GByte	4 GByte	4 GByte	4 GByte
		×64	× <b>72</b>	×64	× <b>72</b>
		2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)
Label Co	ode	PC2- 6400U-555	PC2- 6400E-555	PC2- 6400U-666	PC2- 6400E-666
JEDEC S	SPD Revision	Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
0	Programmed SPD Bytes in EEPROM	80	80	80	00
-	1	80	00	00	80
1	Total number of Bytes in EEPROM	08	08	08	08
	·				
1	Total number of Bytes in EEPROM	08	08	08	08
1	Total number of Bytes in EEPROM Memory Type (DDR2)	08 08	08 08	08 08	08 08
1 2 3	Total number of Bytes in EEPROM  Memory Type (DDR2)  Number of Row Addresses	08 08 0F	08 08 0F	08 08 0F	08 08 0F
1 2 3 4	Total number of Bytes in EEPROM  Memory Type (DDR2)  Number of Row Addresses  Number of Column Addresses	08 08 0F 0A	08 08 0F 0A	08 08 0F 0A	08 08 0F 0A
1 2 3 4 5	Total number of Bytes in EEPROM  Memory Type (DDR2)  Number of Row Addresses  Number of Column Addresses  DIMM Rank and Stacking Information	08 08 0F 0A 61	08 08 0F 0A 61	08 08 0F 0A 61	08 08 0F 0A 61
1 2 3 4 5 6	Total number of Bytes in EEPROM  Memory Type (DDR2)  Number of Row Addresses  Number of Column Addresses  DIMM Rank and Stacking Information  Data Width	08 08 0F 0A 61 40	08 08 0F 0A 61 48	08 08 0F 0A 61 40	08 08 0F 0A 61 48
1 2 3 4 5 6 7	Total number of Bytes in EEPROM  Memory Type (DDR2)  Number of Row Addresses  Number of Column Addresses  DIMM Rank and Stacking Information  Data Width  Not used	08 08 0F 0A 61 40	08 08 0F 0A 61 48	08 08 0F 0A 61 40	08 08 0F 0A 61 48
1 2 3 4 5 6 7 8 9	Total number of Bytes in EEPROM  Memory Type (DDR2)  Number of Row Addresses  Number of Column Addresses  DIMM Rank and Stacking Information  Data Width  Not used  Interface Voltage Level $t_{\text{CK}} @ \text{CL}_{\text{MAX}} (\text{Byte 18}) [\text{ns}]$ $t_{\text{AC}} \text{SDRAM} @ \text{CL}_{\text{MAX}} (\text{Byte 18}) [\text{ns}]$	08 08 0F 0A 61 40 00 05 25 40	08 08 0F 0A 61 48 00 05 25 40	08 08 0F 0A 61 40 00 05	08 08 0F 0A 61 48 00 05 25 40
1 2 3 4 5 6 7 8 9	Total number of Bytes in EEPROM  Memory Type (DDR2)  Number of Row Addresses  Number of Column Addresses  DIMM Rank and Stacking Information  Data Width  Not used  Interface Voltage Level $t_{CK}$ @ $CL_{MAX}$ (Byte 18) [ns]	08 08 0F 0A 61 40 00 05 25	08 08 0F 0A 61 48 00 05 25	08 08 0F 0A 61 40 00 05 25	08 08 0F 0A 61 48 00 05 25



Produc	t Type	HYS64T512020EU-25F-A	HYS72T512020EU-25F-A	HYS64T512020EU-2.5-A	HYS72T512020EU-2.5-A
Organiz	zation	4 GByte	4 GByte	4 GByte	4 GByte
		×64	× <b>72</b>	×64	× <b>72</b>
		2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)
Label C	Code	PC2- 6400U-555	PC2- 6400E-555	PC2- 6400U-666	PC2- 6400E-666
JEDEC	SPD Revision	Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
13	Primary SDRAM Width	08	08	08	08
14	Error Checking SDRAM Width	00	08	00	08
15	Not used	00	00	00	00
16	Burst Length Supported	0C	0C	0C	0C
17	Number of Banks on SDRAM Device	08	08	08	08
18	Supported CAS Latencies	70	70	70	70
19	DIMM Mechanical Characteristics	01	01	01	01
20	DIMM Type Information	02	02	02	02
21	DIMM Attributes	00	00	00	00
22	Component Attributes	07	07	07	07
23	t <sub>CK</sub> @ CL <sub>MAX</sub> -1 (Byte 18) [ns]	25	25	30	30
24	t <sub>AC</sub> SDRAM @ CL <sub>MAX</sub> -1 [ns]	40	40	45	45
25	t <sub>CK</sub> @ CL <sub>MAX</sub> -2 (Byte 18) [ns]	3D	3D	3D	3D
26	t <sub>AC</sub> SDRAM @ CL <sub>MAX</sub> -2 [ns]	50	50	50	50
27	t <sub>RP.MIN</sub> [ns]	32	32	3C	3C
28	t <sub>RRD.MIN</sub> [ns]	1E	1E	1E	1E
29	t <sub>RCD.MIN</sub> [ns]	32	32	3C	3C
30	t <sub>RAS.MIN</sub> [ns]	2D	2D	2D	2D
31	Module Density per Rank	02	02	02	02
32	$t_{AS.MIN}$ and $t_{CS.MIN}$ [ns]	17	17	17	17
33	$t_{ m AH.MIN}$ and $t_{ m CH.MIN}$ [ns]	25	25	25	25
34	t <sub>DS.MIN</sub> [ns]	05	05	05	05
35	t <sub>DH.MIN</sub> [ns]	12	12	12	12
36	t <sub>WR.MIN</sub> [ns]	3C	3C	3C	3C
37	t <sub>WTR.MIN</sub> [ns]	1E	1E	1E	1E



Product	t Type	HYS64T512020EU-25F-A	HYS72T512020EU-25F-A	HYS64T512020EU-2.5-A	HYS72T512020EU-2.5-A
Organiz	zation	4 GByte	4 GByte	4 GByte	4 GByte
		×64	× <b>72</b>	×64	× <b>72</b>
		2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)
Label C	ode	PC2- 6400U-555	PC2- 6400E-555	PC2- 6400U-666	PC2- 6400E-666
JEDEC	SPD Revision	Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
38	t <sub>RTP.MIN</sub> [ns]	1E	1E	1E	1E
39	Analysis Characteristics	00	00	00	00
40	$t_{\rm RC}$ and $t_{\rm RFC}$ Extension	30	30	00	00
41	t <sub>RC.MIN</sub> [ns]	39	39	3C	3C
42	t <sub>RFC.MIN</sub> [ns]	C3	C3	C3	C3
43	$t_{\rm CK,MAX}$ [ns]	80	80	80	80
44	$t_{DQSQ.MAX}[ns]$	14	14	14	14
45	t <sub>QHS.MAX</sub> [ns]	1E	1E	1E	1E
46	PLL Relock Time	0F	0F	0F	0F
47	$T_{CASE.MAX}$ Delta / $\Delta T_{4R4W}$ Delta	50	50	50	50
48	Psi(T-A) DRAM	60	60	60	60
49	$\Delta T_0$ (DT0)	5F	5F	57	57
50	$\Delta T_{\rm 2N}$ (DT2N, UDIMM) or $\Delta T_{\rm 2Q}$ (DT2Q, RDIMM)	44	44	44	44
51	$\Delta T_{2P}$ (DT2P)	43	43	43	43
52	$\Delta T_{3N}$ (DT3N)	31	31	31	31
53	$\Delta T_{\text{3P.fast}}$ (DT3P fast)	49	49	49	49
54	$\Delta T_{ m 3P.slow}$ (DT3P slow)	2F	2F	2F	2F
55	$\Delta T_{ m 4R}$ (DT4R) / $\Delta T_{ m 4R4W}$ Sign (DT4R4W)	72	72	72	72
56	$\Delta T_{5B}$ (DT5B)	3A	3A	3A	3A
57	$\Delta T_7$ (DT7)	43	43	41	41
58	Psi(ca) PLL	00	00	00	00
59	Psi(ca) REG	00	00	00	00
60	$\Delta T_{PLL}$ (DTPLL)	00	00	00	00
61	$\Delta T_{REG}$ (DTREG) / Toggle Rate	00	00	00	00
62	SPD Revision	12	12	12	12



Product	Туре	HYS64T512020EU-25F-A	HYS72T512020EU-25F-A	HYS64T512020EU-2.5-A	HYS72T512020EU-2.5-A
Organiz	ation	4 GByte	4 GByte	4 GByte	4 GByte
		×64	× <b>72</b>	× <b>64</b>	× <b>72</b>
		2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)
Label C	ode	PC2- 6400U-555	PC2- 6400E-555	PC2- 6400U-666	PC2- 6400E-666
JEDEC	SPD Revision	Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
63	Checksum of Bytes 0-62	67	79	54	66
64	Manufacturer's JEDEC ID Code (1)	7F	7F	7F	7F
65	Manufacturer's JEDEC ID Code (2)	7F	7F	7F	7F
66	Manufacturer's JEDEC ID Code (3)	7F	7F	7F	7F
67	Manufacturer's JEDEC ID Code (4)	7F	7F	7F	7F
68	Manufacturer's JEDEC ID Code (5)	7F	7F	7F	7F
69	Manufacturer's JEDEC ID Code (6)	51	51	51	51
70	Manufacturer's JEDEC ID Code (7)	00	00	00	00
71	Manufacturer's JEDEC ID Code (8)	00	00	00	00
72	Module Manufacturer Location	xx	xx	xx	xx
73	Product Type, Char 1	36	37	36	37
74	Product Type, Char 2	34	32	34	32
75	Product Type, Char 3	54	54	54	54
76	Product Type, Char 4	35	35	35	35
77	Product Type, Char 5	31	31	31	31
78	Product Type, Char 6	32	32	32	32
79	Product Type, Char 7	30	30	30	30
80	Product Type, Char 8	32	32	32	32
81	Product Type, Char 9	30	30	30	30
82	Product Type, Char 10	45	45	45	45
83	Product Type, Char 11	55	55	55	55
84	Product Type, Char 12	32	32	32	32
85	Product Type, Char 13	35	35	2E	2E
86	Product Type, Char 14	46	46	35	35
87	Product Type, Char 15	41	41	41	41



Product	Туре	HYS64T512020EU-25F-A	HYS72T512020EU-25F-A	HYS64T512020EU-2.5-A	HYS72T512020EU-2.5-A
Organiz	ation	4 GByte	4 GByte	4 GByte	4 GByte
		×64	× <b>72</b>	×64	× <b>72</b>
		2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)	2 Ranks (×8)
Label Co	ode	PC2- 6400U-555	PC2- 6400E-555	PC2- 6400U-666	PC2- 6400E-666
JEDEC :	SPD Revision	Rev. 1.2	Rev. 1.2	Rev. 1.2	Rev. 1.2
Byte#	Description	HEX	HEX	HEX	HEX
88	Product Type, Char 16	20	20	20	20
89	Product Type, Char 17	20	20	20	20
90	Product Type, Char 18	20	20	20	20
91	Module Revision Code	0x	0x	0x	0x
92	Test Program Revision Code	xx	xx	xx	xx
93	Module Manufacturing Date Year	xx	xx	xx	xx
94	Module Manufacturing Date Week	xx	xx	xx	XX
95 - 98	Module Serial Number	xx	xx	xx	xx
99 - 127	Not used	00	00	00	00
128 - 255	Blank for customer use	FF	FF	FF	FF



# TABLE 20

		H)	HYS[64/72]T512020EU-3S-A				
Product Type		HYS64T512020EU-3S-A	HYS72T512020EU-3S-A				
Organia	zation	4 GByte	4 GByte				
		× <b>64</b>	×72				
		2 Ranks (×8)	2 Ranks (×8)				
Label C	Code	PC2-5300U-555	PC2-5300E-555				
JEDEC	SPD Revision	Rev. 1.2	Rev. 1.2				
Byte#	Description	HEX	HEX				
0	Programmed SPD Bytes in EEPROM	80	80				
1	Total number of Bytes in EEPROM	08	08				
2	Memory Type (DDR2)	08	08				
3	Number of Row Addresses	0F	0F				
4	Number of Column Addresses	0A	0A				
5	DIMM Rank and Stacking Information	61	61				
6	Data Width	40	48				
7	Not used	00	00				
8	Interface Voltage Level	05	05				
9	t <sub>CK</sub> @ CL <sub>MAX</sub> (Byte 18) [ns]	30	30				
10	t <sub>AC</sub> SDRAM @ CL <sub>MAX</sub> (Byte 18) [ns]	45	45				
11	Error Correction Support (non-ECC, ECC)	00	02				
12	Refresh Rate and Type	82	82				
13	Primary SDRAM Width	08	08				
14	Error Checking SDRAM Width	00	08				
15	Not used	00	00				
16	Burst Length Supported	0C	0C				
17	Number of Banks on SDRAM Device	08	08				
18	Supported CAS Latencies	38	38				
19	DIMM Mechanical Characteristics	01	01				
20	DIMM Type Information	02	02				
21	DIMM Attributes	00	00				
22	Component Attributes	07	07				
23	t <sub>CK</sub> @ CL <sub>MAX</sub> -1 (Byte 18) [ns]	3D	3D				
24	t <sub>AC</sub> SDRAM @ CL <sub>MAX</sub> -1 [ns]	50	50				
25	t <sub>CK</sub> @ CL <sub>MAX</sub> -2 (Byte 18) [ns]	50	50				
26	t <sub>AC</sub> SDRAM @ CL <sub>MAX</sub> -2 [ns]	60	60				
27	t <sub>RP.MIN</sub> [ns]	3C	3C				
28	t <sub>RRD.MIN</sub> [ns]	1E	1E				
29	t <sub>RCD.MIN</sub> [ns]	3C	3C				



Product Type		HYS64T512020EU-3S-A	HYS72T512020EU-3S-A		
Organiz	zation	4 GByte	4 GByte		
		×64	×72		
		2 Ranks (×8)	2 Ranks (×8)		
Label C	ode	PC2-5300U-555	PC2-5300E-555		
JEDEC	SPD Revision	Rev. 1.2	Rev. 1.2		
Byte#	Description	HEX	HEX		
30	t <sub>RAS.MIN</sub> [ns]	2D	2D		
31	Module Density per Rank	02	02		
32	$t_{AS.MIN}$ and $t_{CS.MIN}$ [ns]	20	20		
33	$t_{AH.MIN}$ and $t_{CH.MIN}$ [ns]	27	27		
34	$t_{DS.MIN}$ [ns]	10	10		
35	$t_{\text{DH.MIN}}$ [ns]	17	17		
36	$t_{\text{WR.MIN}}$ [ns]	3C	3C		
37	t <sub>WTR.MIN</sub> [ns]	1E	1E		
38	$t_{RTP.MIN}$ [ns]	1E	1E		
39	Analysis Characteristics	00	00		
40	$t_{RC}$ and $t_{RFC}$ Extension	00	00		
41	$t_{\text{RC.MIN}}$ [ns]	3C	3C		
42	$t_{RFC.MIN}$ [ns]	C3	C3		
43	$t_{CK,MAX}[ns]$	80	80		
44	$t_{DQSQ.MAX}[ns]$	18	18		
45	t <sub>QHS.MAX</sub> [ns]	22	22		
46	PLL Relock Time	0F	0F		
47	$T_{CASE.MAX}$ Delta / $\Delta T_{4R4W}$ Delta	50	50		
48	Psi(T-A) DRAM	60	60		
49	$\Delta T_0$ (DT0)	4B	4B		
50	$\Delta T_{\rm 2N}$ (DT2N, UDIMM) or $\Delta T_{\rm 2Q}$ (DT2Q, RDIMM)	3B	3B		
51	$\Delta T_{2P}$ (DT2P)	43	43		
52	$\Delta T_{3N}$ (DT3N)	2B	2B		
53	$\Delta T_{\text{3P,fast}}$ (DT3P fast)	42	42		
54	$\Delta T_{3P,slow}$ (DT3P slow)	2F	2F		
55	$\Delta T_{4R}$ (DT4R) / $\Delta T_{4R4W}$ Sign (DT4R4W)	64	64		
56	$\Delta T_{\sf 5B}$ (DT5B)	35	35		
57	$\Delta T_7$ (DT7)	35	35		
58	Psi(ca) PLL	00	00		
59	Psi(ca) REG	00	00		
60	$\Delta T_{PLL}$ (DTPLL)	00	00		
61	$\Delta T_{REG}$ (DTREG) / Toggle Rate	00	00		
62	SPD Revision	12	12		




Product Type		HYS64T512020EU-3S-A	HYS72T512020EU-3S-A	
Organiz	ation	4 GByte	4 GByte	
		×64	×72	
		2 Ranks (×8)	2 Ranks (×8)	
Label C	ode	PC2-5300U-555	PC2-5300E-555	
JEDEC	SPD Revision	Rev. 1.2	Rev. 1.2	
Byte#	Description	HEX	HEX	
63	Checksum of Bytes 0-62	49	5B	
64	Manufacturer's JEDEC ID Code (1)	7F	7F	
65	Manufacturer's JEDEC ID Code (2)	7F	7F	
66	Manufacturer's JEDEC ID Code (3)	7F	7F	
67	Manufacturer's JEDEC ID Code (4)	7F	7F	
68	Manufacturer's JEDEC ID Code (5)	7F	7F	
69	Manufacturer's JEDEC ID Code (6)	51	51	
70	Manufacturer's JEDEC ID Code (7)	00	00	
71	Manufacturer's JEDEC ID Code (8)	00	00	
72	Module Manufacturer Location	xx	XX	
73	Product Type, Char 1	36	37	
74	Product Type, Char 2	34	32	
75	Product Type, Char 3	54	54	
76	Product Type, Char 4	35	35	
77	Product Type, Char 5	31	31	
78	Product Type, Char 6	32	32	
79	Product Type, Char 7	30	30	
80	Product Type, Char 8	32	32	
81	Product Type, Char 9	30	30	
82	Product Type, Char 10	45	45	
83	Product Type, Char 11	55	55	
84	Product Type, Char 12	33	33	
85	Product Type, Char 13	53	53	
86	Product Type, Char 14	41	41	
87	Product Type, Char 15	20	20	
88	Product Type, Char 16	20	20	
89	Product Type, Char 17	20	20	
90	Product Type, Char 18	20	20	
91	Module Revision Code	0x	0x	
92	Test Program Revision Code	xx	XX	
93	Module Manufacturing Date Year	xx	XX	
94	Module Manufacturing Date Week	xx	XX	
95 - 98	Module Serial Number	XX	XX	



Product Type		HYS64T512020EU-3S-A	HYS72T512020EU-3S-A	
Organiz	ation	4 GByte	4 GByte	
		×64	×72	
		2 Ranks (×8)	2 Ranks (×8)	
Label Co	ode	PC2-5300U-555	PC2-5300E-555	
JEDEC S	SPD Revision	Rev. 1.2	Rev. 1.2	
Byte#	Description	HEX	HEX	
99 - 127	Not used	00	00	
128 - 255	Blank for customer use	FF	FF	



# 5 Package Outlines



#### **Notes**

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.15



# FIGURE 7 Package Outline L-DIM-240-109 Raw Card E ⊕ Ø0.1 A B C 133.35 4 MAX. $128.95 \pm 0.1$ 120 4 ±0.1 C 2.5±0.1 1.27 ±0.1 5±0.1 63 ±0.1 55±0.1 121 <u>Оришининининининининин Динининининин ф</u> 3 MIN. Detail of contacts $0.8 \pm 0.2$ ⊕ 0.1 A B C — — Burr max. 0.4 allowed GLD01039

#### **Notes**

- 1. Drawing according to ISO 8015
- 2. Dimensions in mm
- 3. General tolerances +/- 0.15



# 6 Product Type Nomenclature

Qimonda's nomenclature uses simple coding combined with some proprietary coding. **Table 21** provides examples for module and component product type number as well as the field number. The detailed field description together with possible values and coding explanation is listed for modules in **Table 22** and for components in **Table 23**.

											BLE 21
	Nomenclature Fields and Examples										Examples
Example for	Example for Field Number										
	1	2	3	4	5	6	7	8	9	10	11
Micro-DIMM	HYS	64	Т	64/128	0	2	0	K	М	<b>-</b> 5	-A
DDR2 DRAM	HYB	18	Т	512/1G	16		0	Α	С	<b>-</b> 5	

			TABLE 22
			DDR2 DIMM Nomenclature
Field	Description	Values	Coding
1	Qimonda Module Prefix	HYS	Constant
2	Module Data Width [bit]	64	Non-ECC
		72	ECC
3	DRAM Technology	Т	DDR2
4	Memory Density per I/O [Mbit];	32	256 MByte
	Module Density <sup>1)</sup>	64	512 MByte
		128	1 GByte
		256	2 GByte
		512	4 GByte
5	Raw Card Generation	09	Look up table
6	Number of Module Ranks	0, 2, 4	1, 2, 4
7	Product Variations	09	Look up table
8	Package, Lead-Free Status	A Z	Look up table
9	Module Type	D	SO- <b>D</b> IMM
		М	Micro-DIMM
		R	Registered
		U	<b>U</b> nbuffered
		F	Fully Buffered



Field	Description	Values	Coding
10	Speed Grade	-19F	PC2-8500 6-6-6
		-1.9	PC2-8500 7-7-7
		-25F	PC2-6400 5-5-5
		-2.5	PC2-6400 6-6-6
		-3	PC2-5300 4-4-4
		-3S	PC2-5300 5-5-5
		-3.7	PC2-4200 4-4-4
		<b>-</b> 5	PC2-3200 3-3-3
11	Die Revision	-A	First
		–В	Second

<sup>1)</sup> Multiplying "Memory Density per I/O" with "Module Data Width" and dividing by 8 for Non-ECC and 9 for ECC modules gives the overall module memory density in MBytes as listed in column "Coding".

# **TABLE 23**DDR2 DRAM Nomenclature

Field	Description	Values	Coding
1	Qimonda Component Prefix	HYB	Constant
2	Interface Voltage [V]	18	SSTL_18
3	DRAM Technology	Т	DDR2
4	Component Density [Mbit]	256	256 Mbit
		512	512 Mbit
		1G	1 Gbit
		2G	2 Gbit
5+6	Number of I/Os	40	×4
		80	×8
		16	×16
7	Product Variations	0 9	Look up table
8	Die Revision	Α	First
		В	Second
9	Package, Lead-Free Status	С	FBGA, lead-containing
		F	FBGA, lead-free
10	Speed Grade	-19F	PC2-8500 6-6-6
		-1.9	PC2-8500 7-7-7
		-25F	PC2-6400 5-5-5
		-2.5	PC2-6400 6-6-6
		-3	PC2-5300 4-4-4
		-3S	PC2-5300 5-5-5
		-3.7	PC2-4200 4-4-4
		-5	PC2-3200 3-3-3



# Contents

1	Overview	3
1.1	Features	3
1.2	Description	4
2	Pin Configurations and Block Diagrams	6
2.1	Pin Configurations	
3	Electrical Characteristics	15
3.1	Absolute Maximum Ratings	15
3.2	DC Operating Conditions	16
3.3	Speed Grade Definitions	17
3.4	Component AC Timing Parameters	18
3.5	ODT AC Electrical Characteristics	
3.6	I <sub>DD</sub> Specifications and Conditions	24
4	SPD Codes	27
5	Package Outlines	36
6	Product Type Nomenclature	38



Edition 2008-06
Published by Qimonda AG
Gustav-Heinemann-Ring 212
D-81739 München, Germany
© Qimonda AG 2008.
All Rights Reserved.

#### **Legal Disclaimer**

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, QIMONDA HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Qimonda Office.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Qimonda Office.

Qimonda Components may only be used in life-support devices or systems with the express written approval of Qimonda, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.